Model No.: N12113 -L03

Preliminary

TFT LCD Preliminary Specification

MODEL NO.: N12113 - L03

Customer :	
Approved by :	
Note:	

QRA Division.	Display Division OA Head Divisior
Approval	Approval
94.12.1	94.11.29

1/36







Preliminary

②

- CONTENTS -

REVISION HISTORY	 4
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	5
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	6
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	8
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	12
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID DATA STRUCTURE 5.6 EDID SIGNAL SPECIFICATION	13
6. INVERTER SPECIFICATION 6.1CONNECTOR TYPE 6.2 INPUT CONNECTOR PIN ASSIGNMENT 6.3 OUTPUT CONNECTOR PIN ASSIGNMENT 6.4 GENERAL ELECTRICAL SPECIFICATION	 20
7.INTERFACE TIMING 7.1 INPUT SIGNAL TIMING SPECIFICATIONS 7.2 POWER ON/OFF SEQUENCE	 24
8. OPTICAL CHARACTERISTICS 8.1 TEST CONDITIONS 8.2 OPTICAL SPECIFICATIONS	 26
9. PRECAUTIONS 9.1 HANDLING PRECAUTIONS 9.2 STORAGE PRECAUTIONS 9.3 OPERATION PRECAUTIONS	 30
10. PACKING 10.1 CARTON 10.2 PALLET	 31



Preliminary

33

11. I	DE	FIN	ITIO	N OF	- L <i>P</i>	NBEI	LS
11	1	CN40) N/C	וווח		۸DEI	1

11.1 CMO MODULE LABEL

11.2 CARTON LABEL

11.3 CUSTOMER CARTON LABEL

11.4 CUSTOMER PALLET LABEL



Preliminary

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 1.0	Oct. 14,'05	All	All	Preliminary specification first issued.
Ver 1.1	Nov. 29,'05	8	3.1	Add the value of Power per EBL WG to (2.873) W
		10	3.2	Modify the value of Lamp Life Time to 15,000 hrs
		15~17	5.5	Add EDID DATA STRUCTURE
		20~23	6	Add INVERTER SPECIFICATION
		26	8.2	Modify OPTICAL SPECIFICATIONS



Preliminary

1 GENERAL DESCRIPTION

1.1 OVERVIEW

N121I3 -L03 is a 12.1" TFT Liquid Crystal Display module with single CCFL Backlight unit and 20 pins LVDS interface. This module supports 1280 x 800 Wide-XGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is built in.

1.2 FEATURES

- Thin and light weight
- WXGA (1280 x 800 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Meet RoHS requirement

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	261.12 (H) x 163.2 (V) (12.1" diagonal)	mm	(1)
Bezel Opening Area	263.12 (H) x 165.2 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1280 x R.G.B. x 800	pixel	-
Pixel Pitch	0.204 (H) x 0.204 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), glare type	-	-

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	275.3	275.8	276.3	mm	
Module Size	Vertical(V)	177.4	178	178.6	mm	(1)
	Depth(D)	-	4.9	5.2	mm	
\\	loight	-	260	275	g	(2)
Weight		-	275	290	g	(3)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Weight without inverter & inverter bracket.

Note (3) Weight with inverter & inverter bracket.





Preliminary


ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Va	Unit	Note		
Item	Syllibol	Min.	Max.	Offic	NOLE	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	200/2	G/ms	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)	

- Note (1) (a) 90 %RH Max. (Ta \leq 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The temperature of panel display surface area should be 0 °C Min. and 60 °C Max.

Relative Humidity (%RH)



- Note (3) 1 time for $\pm X$, $\pm Y$, $\pm Z$. for Condition (200G / 2ms) is half Sine Wave,.
- Note (4) 10 ~ 500 Hz, 30 min/cycle,1cycles for each X, Y, Z axis.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The fixing condition is shown as below:







Preliminary

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Power Supply Voltage	Vcc	-0.3	+4.0	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	Vcc+0.3	V	(1)	

2.2.2 BACKLIGHT UNIT

Item	Symbol		lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1) , (2) , $I_L = 6.0 \text{ mA}$	
Lamp Current	ΙL	3.0	6.5	mA _{RMS}	(1), (2)	
Lamp Frequency	F_L	45	80	KHz	(1), (2)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to Section 3.2 for further information



Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03

Preliminary

3 **ELECTRICAL CHARACTERISTICS**


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Paramet	or	Symbol	Value			Unit	Note	
Faranie	. C I	Symbol	Min.	Тур.	Max.	Offic	NOLE	
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-	
Ripple Voltage		V_{RP}	-		100	mV	-	
Rush Current		I _{RUSH}	ı	1.2	1.5	Α	(2)	
Power Supply Current	White	lcc	•	(290)	ı	mA	(3)a	
	Black	100	-	(350)	-	mA	(3)b	
Lagical Input Valtage "H" Level		V _{IL}	-	-	+100	mV	-	
Logical Input Voltage	"L" Level	V _{IH}	-100	-	-	mV	-	
Terminating Resistor		R⊤	-	100	-	Ohm	-	
Power per EBL WG		P _{EBL}	•	(2.873)	-	W	(4)	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us





Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.



Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03 **Preliminary**







Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.

- (a) Vcc = 3.3 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.
- (d) The inverter used is provided from O2Micro(www.o2micro.com). CMO doesn't provide the inverter in this product.



Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03


Preliminar

3.2 BACKLIGHT UNIT

 $Ta = 25 \pm 2$ °C

Symbol	Value				Note	
Symbol	Min.	Тур.	Max.	Offic	Note	
V_{L}	540	600	660	V_{RMS}	$I_{L} = 6.0 \text{ mA}$	
Ι.	2.0	6.0	6.5	mΛ	(1),(2)	
ינ	3.0		0.5	IIIARMS	(1),(3)	
Vs	i	ı	1,220 (25 deg C)	V_{RMS}	(4)	
	i	ı	1,380 (0 deg C)	V_{RMS}	(4)	
F_L	45	-	80	KHz	(5)	
L_BL	10,000	-	-	Hrs	(7)	
P_{L}	-	3.6	-	W	(4) , $I_L = 6.0 \text{ mA}$	
	I _L V _S F _L L _{BL}	V _L 540 I _L 2.0 3.0 V _S - F _L 45 L _{BL} 10,000	Symbol Min. Typ. V _L 540 600 I _L 2.0 6.0 3.0 - - V _S - - F _L 45 - L _{BL} 10,000 -	Min. Typ. Max. V _L 540 600 660 I _L 2.0 6.0 6.5 V _S - - 1,220 (25 deg C) F _L 45 - 80 L _{BL} 10,000 - -	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



- Note (2) for burst mode inverter design
- Note (3) for continuous mode inverter design
- Note (4) The voltage shown above should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (5) The lamp frequency may generate interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (6) $P_L = I_L \times V_L$
- Note (7) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 °C and I_L = 6.0 mA_{RMS} until one of the following events occurs:
 - (a) When the brightness becomes $\leq 50\%$ of its original value.
 - (b) When the effective ignition length becomes \leq 80% of its original value. (Effective ignition length is defined as an area that the brightness is less than 70% compared to the center point.)
- Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter





Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03 **Preliminary**

which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.










Preliminary


②

BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03 **Preliminary**

INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	VSS	Ground		-
2	VDD	Power Supply +3.3 V		-
3	VDD	Power Supply +3.3 V		-
4	V_{EDID}	DDC +3.3 V		
5	TEST	Panel Self Test		
6	CLK _{EDID}	DDC Clock		
7	Data _{EDID}	DDC Data		
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5,G0-
9	Rxin0+	LVDS Differential Data Input	Positive	
10	VSS	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	
12	Rxin1+	LVDS Differential Data Input	Positive	G1~G5,B0,B1
13	VSS	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	-
15	Rxin2+	LVDS Differential Data Input	Positive	B2~B5,Hsync,Vsync,DE
16	VSS	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level
18	CLK+	LVDS Clock Data Input	Positive	
19	VSS	Ground	-	-
20	VSS	Ground	-	-

Note (1) Connector Part No.: DF19KR-20P-1H or equivalent

Note (2) User's connector Part No: DF19G-20S-1C or equivalent


5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL



13 / 36





Preliminary

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data		al							
	Color			Re							een						ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	Ö	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:			:	• :	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:		•	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	1			:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:		:		:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0 <	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	\ :	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:		:/	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Preliminary

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N121I3-L03)	14	00010100
11	0B	ID product code (hex LSB first; N121I3-L03)	12	00010010
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed "00H")	00	00000000
17	11	Year of manufacture (fixed "00H")	00	00000000
18	12	EDID structure version # ("1")	01	0000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("26cm")	1A	00011010
22	16	Max V image size ("16cm")	10	00010000
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	80	10000000
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	A5	10100101
27	1B	Red-x (Rx = "0.572")	92	10010010
28	1C	Red-y (Ry = "0.336")	56	01010110
29	1D	Green-x (Gx = "0.328")	54	01010100
30	1E	Green-y (Gy = "0.570")	92	10010010
31	1F	Blue-x (Bx = "0.154")	27	00100111
32	20	Blue-y (By = "0.139")	23	00100011
33	21	White-x (Wx = "0.313")	50	01010000
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2 (1280*800@60Hz)	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001





Preliminary

42	2A	Standard timing ID # 2	01	0000001
43		Standard timing ID # 3	01	00000001
44	2B	Standard timing ID # 3	01	00000001
45	2C	Standard timing ID # 4	01	
	2D	Standard timing ID # 4		00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	0000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("71MHz", According to VESA CVT Rev1.1)	ВС	10111100
55	37	# 1 Pixel clock (hex LSB first)	1B	00011011
56	38	# 1 H active ("1280")	00	00000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1280 : 160")	50	01010000
59	3B	# 1 V active ("800")	20	00100000
60	3C	# 1 V blank ("23")	17	00010111
61	3D	# 1 V active : V blank ("800 :23")	30	00110000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 6")	36	00110110
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48: 32 : 3 : 6")	00	00000000
66	42	# 1 H image size ("261 mm")	05	00000101
67	43	# 1 V image size ("163 mm")	A3	10100011
68	44	# 1 H image size : V image size ("261 : 163")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives, DE only note: LSB is set to "1" if panel is DE-timing only. H/V can be ignored.	18	00011000
72	48	Detailed timing description # 2 Pixel clock ("58.75 MHz", According to VESA CVT Rev1.1)	F3	11110011
73	49	# 2 Pixel clock (hex LSB first)	16	00010110
74	4A	# 2 H active ("1280")	00	00000000
75	4B	# 2 H blank ("160")	A0	10100000
76	4C	# 2 H active : H blank ("1280 : 160")	50	01010000
77	4D	# 2 V active ("800")	20	00100000
78	4E	# 2 V blank ("19")	13	00010011
79	4F	# 2 V active : V blank ("800 : 19")	30	00110000
80	50	# 2 H sync offset ("48")	30	00110000
81	51	# 2 H sync pulse width ("32")	20	00100000
82	52	# 2 V sync offset : V sync pulse width ("3 : 6")	36	00110110
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 6")	00	00000000
84	54	# 2 H image size ("261 mm")	05	00000101



Preliminary

②

85	55	# 2 V image size ("163 mm")	A3	10100011
86	56	# 2 H image size (766 Him) # 2 H image size : V image size ("261 : 163")	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
	30	Module "A" Revision =00 Example: 00, 01, 02, 03,		
89	59	etc.	00	00000000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Model Name "N121I3", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# Dell P/N "N5015" 1st character ("H")	48	01001000
96	60	# Dell P/N " N5015" 1st character ("F")	46	01000110
97	61	# Dell P/N " N5015" 1st character ("0")	30	00110000
98	62	# Dell P/N " N5015" 1st character ("6")	36	00110110
99	63	# Dell P/N " N5015" 1st character ("7")	37	00110111
100	64	LCD Supplier EEDID Revision #: "1"	31	00110001
101	65	Manufacturer P/N ("N")	4E	01001110
102	66	Manufacturer P/N ("1")	31	00110001
103	67	Manufacturer P/N ("2")	32	00110010
104	68	Manufacturer P/N ("1")	31	00110001
105	69	Manufacturer P/N ("I")	49	01001001
106	6A	Manufacturer P/N ("3")	33	00110011
	0.7	Manufacturer P/N (If <13 char, then terminate with ASCII code		
107	6B	0Ah, set remaining char = 20h)	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag:	FE	11111110
112	70	Flag	00	00000000
113	71	SMBUS value @ Max [cd/m2]=255	FF	11111111
114	72	SMBUS value @ 120[cd/m2]=179	В3	10110011
115	73	SMBUS value @ 90 [cd/m2]=155	9B	10011011
116	74	SMBUS value @ 60 [cd/m2]=127	7F	01111111
117	75	SMBUS value @ 30 [cd/m2]=87	57	01010111
118	76	SMBUS value @ 24 [cd/m2]=79	4F	01001111
119	77	SMBUS value @ 17 [cd/m2]=63	3F	00111111
120	78	SMBUS value @ 10 [cd/m2]=47	2F	00101111
121	79	Numbers of LVDS Recevier chip = 1	01	00000001
122	7A	BIST Enable: Yes = '01' No = '00' ("Yes")	01	00000001
	17	(If <13 char, then terminate with ASCII code 0Ah, set remaining		
123	7B	char = 20h)	0A	00001010
124	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
125	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	F9	11111001



Preliminary


②

5.6 EDID SIGINAL SPECIFICATION

(1) EDID Power

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	_	1.8	_	5.5	V

www.panelook.com



(2) DC characteristics

(2) DC Characteristics						
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current Vcc=5.0V	Icc	READ at 100kHz	_	0.4	1.0	mA
Supply current Vcc=5.0V	Icc	WRITE at 100kHz	_	2.0	3.0	mA
Standby Current	ISB	Vin=Vcc or Vss	_	1.6	4.0	μA
Input Leakage Current	ILI	Vin=Vcc or Vss	_	0.1	10	μA
Onput Leakage Current	ILO	Vout=Vcc or Vss	_	0.1	10	μA
Input Low Level	VIL	_	-1.0	_	Vcc x 0.3	V
Input High Level	VIH	_	Vcc x 0.7	_	Vcc+0.5	V
Output Low Level Vcc=3.0V	VOL1	IOL=3mA	_	_	0.4	V
Output Low Level Vcc=1.8V	VOL2	IOL=1.5mA	_	_	0.5	V

18 / 36





Preliminary

(3) AC characteristics (VCC=1.8~5.5V standard operation mode)

Parameter	Symbol	Min	Max	Unit
Clock Frequency, SCL	FscL		100	kHz
Clock Pulse Width Low	TLOW	4.7	_	μs
Clock Pulse Width High	Тнідн	4.0	_	μs
Noise Suppression Time	Tı	_	100	ns
Clock Low to Data Out Valid	Таа	0.1	4.5	μs
Time the bus must be free before a new transmission can start	TBUF	4.7	-6	μs
Start Hold Time	THD.STA	4.7	\>	μ s
Start Set-up Time	Tsu.sta	4.7	_	μs
Data in Hold Time	THD.DAT	0	_	μs
Data in Set-up Time	Tsu.dat	200	_	ns
Inputs Rise Time	Tr		1.0	μs
Inputs Fall Time	TF	_	300	ns
Stop Set-up Time	Tsu.sto	4.7	_	μs
Data Out Hold Time	TDH	100	_	ns
Write Cycle Time	Twr	_	10	ms







INVERTER SPECIFICATION 6.

6.1 CONNECTOR TYPE

Input connector type: LVC-D20SFYG (HONDA) Output connector: JST SM02B-BHSS-1-TB (JST)

6.2 INPUT CONNECTOR PIN ASSIGNMENT

Input Connector pin assignment:

Input	connector	Comments	
HONDA LVC-D20SFYG		Comments	
Pin	Function		
1	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter	
2	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter	
3	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter	
4	INV_SRC	This power rail should be used as a power rail to drive the backlight DC-AC converter	
5	GND	Ground	
6	NC	No Connection	
7	5VALW	This should be used as power source that stores the brightness/contrast values & the circuit that interfaces with SMB_CLK & SMB_DAT	
8	GND	Ground	
9	SMB_DAT	SMBus interface for sending brightness & contrast information to the inverter/panel	
10	SMB_CLK	SMBus interface for sending brightness & contrast information to the inverter/panel	
11	GND	Ground	
12	INV_PWM	System side PWM input signal for brightness control	
13	GND	Ground	
14	NC	No Connection	
15 ~ 20	NC	No Connection	

Absolute maximum ratings

Items	Absolute max. ratings	Unit
INV_SRC (Voltage)	-1.0~23.5	V
FPBACK/SMB_CLK/SMB_DAT (Voltage)	-1.0~5.5	V





Preliminary

6.3 OUTPUT CONNECTOR PIN ASSIGNMENT

Pin	Name	Description
1	CFL-High	High-voltage output to the CCFL
2	CFL-Low	Low-voltage output to the CCFL

6.4 GENERAL ELECTRICAL SPECIFICATION

6.4.1Absolute maximum ratings

Items	Absolute max. ratings	Unit
INV_SRC (Voltage)	-1.0~23.5	V
FPBACK/SMB_CLK/SMB_DAT	-1.0~5.5	V
(Voltage)		

6.4.2 Electrical characteristics:

No.	Item	Symbol	Condition	Min.	Тур.	Max.	Uint
1	Input Voltage	INV_SRC		7.5	14.4	21	V
2	Input Signal Level for 5VSUS	5VSUS		-	-	-	V
3	Input Signal Level for 5VALW	5VALW		4.75	5	5.2	V
4	Input Power	Pin(Max)	180nits@Vin=12V	-	-	4.6	W
	Backlight	FPBACK=O N	Enable the inverter	2.0	-	5.25	V
5	ON/OFF Control	FPBACK=O FF	Disable the inverter	-0.3	-	0.8	V
6	Brightness Adjust (Lamp Current Control)	SMB_DAT	Control by SMBus(256 steps dimming control)	00H	-	FFH	-
7	Output Voltage	Vout	IL = 6.0mA(typ)	(540)	(600)	(660)	Vrms
	Output Current	lout (Min)	Vin=7.5V~21V SMB_DAT=00H Ta=25°C, after running 30 min.	1.7	2	2.3	mArms
8	Output Current	lout (Max)	Vin=7.5V~21V SMB_DAT=FFH Ta=25°C, after running 30 min.	5.7	6.0	6.3	mArms
9	Operation Frequency	Freq	Vin=7.5V~21V	45	-	65	KHz
10	Burst mode frequency	f _B	Vin=7.5V~21V	200	210	220	Hz
11	Open Lamp Voltage	Vopen	No Load	1400		1800	Vrms



Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03

Preliminary

12	Striking Time	Ts	No Loadw	0.6	1	1.4	Sec
13	Efficiency	Vin=7.5V, SMB_DAT=FFH		80	-	-	%
10	,	,	(RES LOAD=100K ohm)				
			Vin=14.4V,				
14	Start and Delay Time		SMB_DAT=00H	-	130	200	uS
	Start –up time		Vin=14.4V,				
15	(Turn on delay time)		SMB_DAT=FFH	-	-	0.1	Sec

Input Voltage

The operating input voltage of inverter shall be defined.

The inverter shall ignite the CCFL lamp at minimum input voltage at any environment conditions.

On/Off control

Enable: At "ON" condition (FPBACK=Hi), enable the inverter.

Disable: At "OFF" condition (FPBACK=Lo), disable the inverter.

Quiescent current

At the inverter "OFF" condition, input quiescent should be less than 0.1mA.

Open lamp voltage

The inverter start-up output voltage will be above "Vopen" for "Ts" minimum at any condition under specify until lamp to be ignited. The inverter should be shutdown if lamp ignition was failed in "Ts" maximum. The inverter shall be capable of withstanding the output connections open without component over-stress / fire / smoke /arc.

Burst mode frequency

The burst mode frequency should be in specification in any environment condition and electrical condition.

Brightness control

SM-BUS values for panel luminance are to be included in the on LCD board EEDID ROM chip table. The supplier will measure panel luminance in a system and define the SMBUS values for each of the 8 required luminance levels. The panel luminance, for which SMBUS values will be provided in the EEDID from byte # 113(hex #71), to byte # 120, (hex # 78), is show in the table below. The inverter supplier should provide these appropriate values to CMO.

Step 1	Step 2	Step3	Step 4	Step 5	Step 6	Step 7	Step 8
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
113	114	115	116	117	118	119	120
(FFH)	(B3H)	(9BH)	(7FH)	(57H)	(4FH)	(3FH)	(2FH)
180	140	100	60	30	24	17	10
	113 (FFH)	Byte Byte 113 114 (FFH) (B3H)	Byte Byte Byte 113 114 115 (FFH) (B3H) (9BH)	Byte Byte Byte Byte 113 114 115 116 (FFH) (B3H) (9BH) (7FH)	Byte Byte Byte Byte Byte 113 114 115 116 117 (FFH) (B3H) (9BH) (7FH) (57H)	Byte Byte <th< td=""><td>Byte Byte <th< td=""></th<></td></th<>	Byte Byte <th< td=""></th<>

Output ripple ratio

Ripple ratio = 2 * (Ipeak - Ivalley) / (Ipeak + Ivalley) * 100%

The Ripple ratio should be less than 5% and ripple frequency should be less than 200 Hz.

Power up Overshoot & Undershoot

Overshoot & Undershoot at power up should not exceed the following limits.



Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03

Preliminary

Io(rms) Overshoot/Undershoot (d1) 0→Vin(min.) Io(max.) 150% / 50% 5 ms max. 0→Vin(typ.) Io(max.) 150% / 50% 5 ms max. 0→Vin(max.) Io(max.) 150% / 50% 5 ms max.	Vin	Output current	lo (dl)	Settling time		
0→Vin(min.)	VIII	lo(rms)	lo(rms) Overshoot/Undershoot			
lo(min.) O→Vin(typ.)	0-\/in/min)	lo(max.)	150% / 50%	5 me may		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 / 111(111111.)	lo(min.)	130 /0 / 30 /0	Jilis Illax.		
lo(min.) 0→Vin(max.) lo(max.) 150% / 50% 5 ms max	0-\/in/typ)	lo(max.)	1500/. / 500/.	5 ms may		
$10 \rightarrow Vin(max_1) \qquad 150\% / 50\% \qquad 1.5 ms max_1$	0→ viii(typ.)	lo(min.)	130 /0 / 30 /0	Jilis Illax.		
lo(min.)	0-\/in/may \	lo(max.)	150% / 50%	5 ms may		
, , ,	0→ viii(IIIax.)	lo(min.)	130 /0 / 30 /0	Jilis Illax.		

dl=lmax.-lo dI=(Io-Imin.)/Io or

Output connections short protection

The inverter shall be capable of withstanding the output connections short without damage or over-stress. And the inverter maximum input power shall be limited within 1W.

6.4.3 Other Information

Safety

- The inverter shall meet the requirement of "Limited current circuits" in paragraphs 2.4.1 in IEC60950. There is no fire/smoke while simulating the component of the inverter open/short test.
- The Inverter AND panel must be UL certified with CB certificate and LCC (Limited Current Circuit) test and test reports from UL. Inverter panel combo must pass Dell Safety requirements.

EMI

The inverter must meet the radiated limitation requirement of CISPR22 class B, FCC-B and VCCI level II with 6dB margin minimum while the inverter operating in the complete system.

Environment Regulation

- Follow the RoHS requirement.
- Fill in CMO's official document << Environmentally Conscious Products Questionnaire for Suppliers of Materials, Parts, and Products>> and turn in to CMO before CMO's specification approval process.

Dell's other requirements

- 1. The inverter must not emit any audible noise.
- 2. Please refer to CMO's official document. "General Inverter Specification for LCD Module" for other general information such as reliability test, safety and etc..
- 3. Please also refer to DELL's official document about inverter:
 - LCD Backlight Design Spec X00-04
 - DELL's LCD Inverter Qualification Plan, Rev. A00
 - **Prohibited Components**
 - "Holy Stone(禾申堂)"'s products are prohibited.

Confidential Notice

Remind that all the information described in this document is confidential. Please don't reveal to other people else before getting CMO's agreement.





Preliminary


INTERFACE TIMING

7.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	ı	71	73	MHz	-
	Vertical Total Time	TV	802	823	840	Ξ	-
DE	Vertical Addressing Time	TVD	800	800	800	Ξ	-
	Horizontal Total Time	TH	1380	1440	1450	Tc	-
	Horizontal Addressing Time	THD	1280	1280	1280	Tc	-

INPUT SIGNAL TIMING DIAGRAM



7.2 POWER ON/OFF SEQUENCE





Preliminary

Timing Specifications:

0.5ms <t1≤10 msec

 $0 < t2 \le 50 \text{ msec}$

 $0 < t3 \le 50 \text{ msec}$

 $t4 \ge 500 \text{ msec}$

 $t5 \ge 200 \; msec$

 $t6 \ge 200 \; msec$

- Note (1) Please avoid floating state of interface signal at invalid period.
- Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow

t7 5 msec





Preliminary

8 OPTICAL CHARACTERISTICS

8.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V_{CC}	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
Inverter Current	I _L	6.0	mA				
Inverter Driving Frequency	F_L	61	KHz				
Inverter	Sumida-H05-4915						


The measurement methods of optical characteristics are shown in Section 7.2. The following items should be measured under the test conditions described in Section 7.1 and stable environment shown in Note (6).

8.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		(300)	(500)	-	-	(2), (5)
Response Time		T_R		-	(5)	(10)	ms	(2)
Response Time	;	T_F			(11)	(16)	ms	(3)
Luminance of V	Vhite	L _{AVE}		(150)	(180)	•	cd/m ²	(4), (5)
	Red	Rx			(0.572)		-	
	Neu	Ry	0.00.0		(0.336)		-	
	Croon	Gx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		(0.328)		-	
O a l a ii	Green	Gy	Viewing Normal Angle	Тур	(0.570)	Typ.+ 0.03	-	(1) (5)
Color	Chromaticity Blue	Bx		0.03	(0.154)		-	(1), (5)
Chromaticity		Ву			(0.139)		-	
		Wx			0.313		-	
	White	Wy			0.329		-	
	Color Gamut	C.G%		(42)	(45)	ı	%	(7)
White Variation	White Variation of 5 Points		$\theta_x=0^\circ$, $\theta_Y=0^\circ$	(80)	-	-	%	(E) (G)
White Variation of 13 Points		δW_{13p}	(BM-5A)	(65)	-	-	%	(5),(6)
	Horizontal	θ_x +		(40)	(45)	-		
Viouring Anglo	Horizontal	θ_{x} -	CR≥10	(40)	(45)	(45) - (20) -	Dog	(1) (E)
Viewing Angle	Vertical	θ_{Y} +	UR∠IU	(15)	(20)		Deg.	(1), (5)
	vertical	θ_{Y} -		(40)	(45)	-		



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



27 / 36



Issued Date: Nov. 29, 2005 Model No.: N121I3 -L03 **Preliminary**

Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (10) + L (11) + L (12) + L (13) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6).

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p} = \text{Minimum} \left[L (10) + L (11) + L (12) + L (13) + L (5) \right] / \text{Maximum} \left[L (10) + L (11) + L (12) + L (13) + L (5) \right]$$

$$\delta W_{13p} = \text{Minimum} \left[L (1) \sim L (13) \right] / \text{Maximum} \left[L (1) \sim L (13) \right]$$







Note (7) Definition of color gamut (C.G%):


C.G%= $R G B / R_0 G_0 B_0,*100\%$

 $R_0,\,G_0,\,B_0\,$: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 $R_0 \; G_0 \; B_0 \, ;$ area of triangle defined by $R_0, \; G_0, \; B_0$

R G B: area of triangle defined by R, G, B







PRECAUTIONS

9.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

9.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

9.3 OPERATION PRECAUTIONS


- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.






Preliminary

10 PACKING **10.1 CARTON**





10.2 PALLET






11 DEFINITION OF LABELS

Global LCD Panel Exchange Center


11.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: N121I3 - L03

(b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.


Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product



11.2 CARTON LABEL



11.3 CUSTOMER CARTON LABEL



Type J Label

- -Verdana font or equivalent,bold
- -20pt.-all fields
- -203 DPI printer minimum
- -Code 128B
- -10-15 mil minimum narrow bar
- -.75"minimum barcode height
- -.10" or greater quiet zone
- -4.0" x 6.0" label size
- -Brady THT -25-402-1 or equivalent
- -Brady R6107 series ribbon or equivalent



11.4 CUSTOMER PALLET LABEL

FROM :CMO (Tainar Taiwa		2	DELL COMPUTER 2128 West Braker Austin TX				
P.O.NUMBER							
12345678							
		[DELL P/N 12345				
COUNTRY OF	ORIGIN						
TW							
			PACKING LIST# 234567890123				
PACKING LIST	ОТУ						
654321							
		DESTINA	ATION MAS LOC				
			60				
DESTINATION B4	I LOCATION						
			IRBILL NUMBER				
			01234567890				
PKG CNT 999 OF 999	BOX CNT 12345	REVISION A00-00	SHIP DATE Apr 29,2003				
PART DESCRIPTION XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX							

Type K Label

- -Verdana font or equivalent, bold
- -12pt.-all descript fields
- -10pt.-all data fields
- -203 DPI printer minimum
- -Code 128B
- -10 mil minimum narrow bar
- -.30-,50"minimum barcode height
- -.10" or greater quiet zone
- -4.0" x 6.5" label size
- -Brady THT -78-402-.9 or equivalent
- -Brady R6107 series ribbon or equivalent

